

Title	Page
Cover Sheet	1
Block Diagram	2
Clock Distribution	3
POWER SEQUENCE &MAP CHART	4
POWER DEVICE CHAR	5
FT3	6 - 13
DDR-DIMM1/2	14
SIO- IT8775E-CX	15
LAN- RTL8111GN	16
ALC662-VD	17
USB	18
MINIPCI E	19
PCIE16X&PCIE1X	20
HDMI CONN	21
SATA&FAN	22
VGA CONN	23
ISL62771	24
System Power	25
DDR POWER	26
+1.8V&+1.5V&+0.95V_AUX	27
VCC1_8&VCC1_5&VCC0_95	28
DC_IN Supply	29
+12V POWER	30
Front Panel	31
EMI reserve	32
BOM - Option Parts	33
GPIO TABLE	34
History	35

MSI CONFIDENTIAL

KABINI 7833-0E (170mmX220mm)

APU:

FT3

OnBoard Chipset:

AZALIA Codec: Realtek ALC662

LAN: RTL8111GN Colay RTL8111F

SIO: IT8775E-CX

Flash ROM: 4MB

Main Memory:

DDRIII (1066/1333/1600/1866MHz) * 2 (SINGLE Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 1

PWM:

Controller: ISL62771

Controller: NCP1589L

Other:


SATAIII *2

USB2.0 *6(1 have charge fuction)


USB3.0*2


VGA CONN

HDMI CONN


 MICRO-START INT'L CO.,LTD.		
Title Cover Sheet		
Size	Document Number MS-7833	Rev 0E
Date: Tuesday, November 26, 2013	Sheet 1 of 35	

LARNE FT3 BLOCK DIAGRAM







PWRGD MAP







RESET MAP












Power-up Sequencing for the KABINI Platform from Mechanical Off















DIFFERENTIAL ROUTING

HDT+ Connector










APU STRAP PINS







MACH@All power must be removed after changing S5_PLUS_MODE strap value.

	LPC_CLK_DEBUG	LPC_CLK_SIO	LPC_FRAME#	GEVENT2_L
PULL HIGH	BOOT FAIL TIMER ENABLED	INTERNAL CLOCK GEN ENABLED DEFAULT	SPI ROM DEFAULT	1.8V SPI ROM
PULL LOW	BOOT FAIL TIMER DISABLED DEFAULT	INTERNAL CLOCK GEN DISABLED	LPC ROM	3.3V SPI ROM DEFAULT



RTL8105E-VD Co-lay 8106EN, RTL8111F-VB



WOL	status	Yellow	Grn/Org
don't care	No Link	off	off
off	S3/S4/S5	off	off
on	S3/S4/S5	off	off
on	10M.inactive		
on	10M.active		off
on	100M.inactive		
on	100M.active		
on	1G.inactive		
on	1G.active		

	always on
	always on
	always on
	blinking



[illegible]

Diagram illustrating the connection of the R3C-000012-W08 connector to the TR signals. The connector is shown with four pins, labeled 1, 2, 3, and 4. The connections are as follows:

- Pin 1: TR_D0+ R
- Pin 2: TR_D0- R
- Pin 3: TR_D0+ (unlabeled)
- Pin 4: TR_D0- (unlabeled)

The connector is labeled R3C-000012-W08.

Diagram illustrating the connection of the R3C-000012-W08 connector to the TR signals. The connector is shown with four pins, labeled 1, 2, 3, and 4. The connections are as follows:

- Pin 1: TR_D1+ R
- Pin 2: TR_D1- R
- Pin 3: TR_D1+ (unlabeled)
- Pin 4: TR_D1- (unlabeled)

The connector is labeled R3C-000012-W08.

Diagram illustrating the connection of the R3C-000012-W08 connector to the TR signals. The connector is shown with four pins, labeled 1, 2, 3, and 4. The connections are as follows:




- Pin 1: TR_D2+ R
- Pin 2: TR_D2- R
- Pin 3: TR_D2+ (unlabeled)
- Pin 4: TR_D2- (unlabeled)

The connector is labeled R3C-000012-W08.


Diagram illustrating the connection of the R3C-000012-W08 connector to the TR signals. The connector is shown with four pins, labeled 1, 2, 3, and 4. The connections are as follows:

- Pin 1: TR_D3+ R
- Pin 2: TR_D3- R
- Pin 3: TR_D3+ (unlabeled)
- Pin 4: TR_D3- (unlabeled)


The connector is labeled R3C-000012-W08.




Audio Codec ALC662 VD




Front Audio Jack




ALC662-VD PART




Rear Phone Jack 3 IN 1




In order to meet Vista Premium requirement,
ALC892/888S:MLCC input cap MUST use X5R
dielectric material and 10V DC rated voltage.
ALC662:10uF DIP caps and 22K pull-down resist




Tied at one point only
under the codec or near
the codec




MONO Amplifier




MINIPCIE (reserve)



PCI EXPRESS X16 Slot









PCI EXPRESS X1 Slot










HDMI CONN



Compact, Small Package 100mA Power-Distribution Switches
Close to HDMI




INTERFACE	DP PORT OF FMI			
DP	3	2	1	0
HDMI	ChannelClock	Ch 0	Ch 1	Ch 2




Layout: For Gen 3.0, trace length within 3''

**FATN**

VGA CONNECTOR








R932-R934 CLOSE TO CRT CONNECTOR, THE TRACE IMPEDANCE BETWEEN NB AND 150OHM RESISTOR SHOULD BE 370HM \pm 15%, THE TRACE IMPEDANCE BETWEEN THE 2 150OHM RESISTOR SHOULD BE 50 OHM \pm 15%, THE IMPEDANCE BETWEEN THE 2ND RESISTOR TO THE CONNECTOR SHOULD BE 750HM \pm 15%




PLACE ESD PROTECTION DIODES










1. CLOSE TO CONNECTOR PINS
2. DIRECTLY ON SIGNAL TRACES
3. +5V & GND TRACE TO DIODE SHOULD BE LESS THAN 100MILS AND 20MILS WIDE
4. THE ESD DIODE SHOULD BE THE FIRST DEVICE FROM CONNECTOR




ISL62771 Schematic for FT3 solution



+5V	+3.3V
-----	-------




DDR POWER



+1.8V_AUX


I_{ccmax}=0.5A



$$Pd = (V_{in} - V_{out}) \times I_{max} = (3.3 - 1.8) V \times 0.5 \text{ Amp} = 0.75 W$$

+1.5V_AUX


I_{ccmax}=0.1A




$$Pd = (V_{in} - V_{out}) \times I_{max} = (3.3 - 1.5) V \times 0.1 \text{ Amp} = 0.18 W$$

+0.95V_AUX

I_{ccmax}=1.5A






+12V



ICC max =4A
FS: 300khz
OCP: ICCmax * 180~230%
L=3.3uH

LENOVO Front Panel Connector




For EMI
SLED#
C515
X_C0.1u16X50402


LED_SB
C497
X_C0.1u16X50402

R492, R473
Pmax = (5*5)/300 = 0.083W
Pspec = 0.1W


BUZZER




2-pin single color Power LED



POWER BUTTON




POWER LED




power LED definition

LED Status (Dual color LED)	
System State	Dual Color POWER LED State
S0	Steady Green
S1	Green Blinking (frequency is under 1Hz)
S3	Steady Yellow
S4/S5	Off
Default S5 in lose power. Note series resistor is 330Ω	

MICRO-START INT'L CO.,LTD.		
Title	DC-IN&Front Panel	
Size	Document Number	Rev
	MS-7833	0E
Date:	Tuesday, November 26, 2013	Sheet 31 of 35






MSI
MICRO-STAR INTERNATIONAL
Link to the Future



MICRO-STAR INT'L CO.,LTD.

Title		
EMI reserve		
Size	Document Number	Rev
	MS-7833	0E
Date:	Tuesday, November 26, 2013	Sheet 32 of 35


Optics Orientation Holes




Mounting Holes



Simulation



PCB



when use 8105E-VD,Correspond to use connector PN N58-22F1661-S42;
when use 8111F-VB,Correspond to use connector PN N58-22F1671-S42 .

SIO(NCT5533D)

PIN NAME	USAGE	Input/Output	NOTES
GPIO0	CTL3	Output	control the charging mode and the signal switches
GPIO4	CTL2	Input	control the charging mode and the signal switches
GPIO20	GP20	Input	Keyboard data in
GPIO21	GP21	Output	keyboard clcok out
GPIO22	GP22	Input	Mouse data in
GPIO23	GP23	Output	Mouse clcok out
GPIO24	SIO_WAKE#	Input	Wake up signal from LAN
GPIO25	AMDPWR_EN	Input	SIO SMI# generation
GPIO26	TSIC	Output	use SB-TSI
GPIO41	SMI#	Output	SIO SMI# generation
GPIO42	SDATA0_SIO	Output	Pull High
GPIO54	NC	Input	NC
GPIO56	LAN_PWREN	Input	LAN Power Control
GPIO57	PWR_LED	Output	LED drive signal which shows the system state
GPIO80	NC	Input	NC
GPIO81	NC	Input	NC
GPIO82	RTSA#	Output	Com port signal
GPIO83	DTRA#	Output	Com port signal
GPIO84	NC	Input	NC
GPIO85	SOUTA	Output	Com port signal
GPIO86	NC	Input	NC
GPIO87	NC	Input	NC
GPIO74	ILIM_SEL	Output	Control USB charge
GPIO75	CTL1	Output	control the charging mode and the signal switches

